C omputer architects are well aware of not only the essential role served by memory devices but also their impact on overall system performance. The infamous "memory wall" illustrates a classic case-in-point. Recently, with the advent of mobile and low-power devices, as well as high-end data centers and large on-chip caches, another high-priority demand has emerged: non-volatile, dense, and low-energy-consuming memories. IEEE Transactions on Computers (TC) has continued to lead in this new research area. In 2017, TC published more than a dozen papers on this topic and commissioned a special section titled "Emerging Non-Volatile Memory Technologies: From Devices to Architectures and Systems." Approximately 60 submissions were received, and the accepted papers will be published in the first half of 2019. Given the interest and potential in non-volatile memory (NVM), what are some technical challenges facing its wider utilization? At the circuit-level, increasing reliability is a prominent focus. It is sought to maximize NVM's resistive sensing margin, which is a measure of resilience between bitlevel "data zero" and "data one" storage. One approach is to employ a pseudo-differential sensing (PDS) framework using an asymmetric sensing amplifier with self-voting error-detection correction to increase the read margin
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1 For instance, PDS using a single transistor with a three-magnetic tunnel junction (1T3MTJ) cell cluster shows increased reliability and performance compared to a typical 1T1MTJ cell structure. 1 Research is ongoing on new mechanisms to increase NVM resilience using crosslayer approaches up through the system level.
At the system level, one challenge is the high write energy costs relative to SRAM that NVM technologies incur. Thus, last-level cache (LLC) using NVM for increased density while reducing leakage energy consumption and cooling demands of multicore and many-core dies must deal with the increased energy cost of writes. To reduce the frequency of writes, new system-level techniques based on various adaptive restore schemes (ARSs) are being developed for NVM technologies. ARSs alleviate restoration overhead by overwriting soft bit lines that are less likely to be read, or else upon eviction from higher-level cache. These techniques can decrease STT-MRAM energy consumption by 17 percent, while increasing instructions per cycle (IPC) by 9 percent across the PARSEC benchmark suite. 2 Utilization of NVM also introduces new challenges to file structures and OSs, such as facilitating the storage, migration, and management of long-lifetime data throughout the memory hierarchy. Memory policies, data structures, and file systems capable of leveraging NVM continue to advance. For instance, storage subsystems in mobile processors can revise protocols for swapping with faster, byte-addressable NVM to support lazy swap-in. These techniques reduce memory copy operations by giving swapped-out pages a second chance to reside in byte-addressable NVM-backed swap areas. These new protocols can be coupled with resource-management methods to distribute or forego costly writes to NVM. Evaluation on various smartphones indicates that application relaunching delay and execution time can be reduced by 12 to 45 percent with improved wear-leveling characteristics.
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n IEEE TC, we will continue to address recent NVM developments from the perspectives of industry and academia. Please stay tuned for the newest issues of TC to keep current on these advances in memory, as well as in computing architectures, secure and real-time systems, and much more.
